View MDT2005_230037.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MDT2005
MDT2005
1. General Description
This EPROM-Based 8-bit micro-controller uses a fully static CMOS design technology combines higher speeds and smaller size with the low power and high noise immunity of CMOS. On chip memory system includes 0.5 K(for MDT2005) bytes of ROM, and 32 bytes of static RAM.
2. Features
The followings are some of the features on the hardware and software : u u u u u u u u u u u u u u u u Fully COMS static design 8-bit data bus On chip ROM size : 512 words for MDT2005 Internal RAM size : 32 bytes (25 general purpose registers, 7 special registers) 36 single word instructions 14-bit instructions 2-level stacks Operating voltage : 2.3V ~ 6.3 V Operating frequency : 0 ~ 20 MHz The most fast execution time is 200 ns under 20 MHz in all single cycle instructions except the branch instruction Addressing modes include direct, indirect and relative addressing modes Power-on Reset Power edge-detector Reset Sleep Mode for power saving 8-bit real time clock/counter(RTCC) with 8-bit programmable prescaler 4 types of oscillator can be selected by programming option: RCLow cost RC oscillator LFXTLow frequency crystal oscillator XTALStandard crystal oscillator HFXTHigh frequency crystal oscillator
u 4 oscillator start-up time can be selected by programming option: 150 s, 20 ms, 40 ms, 80 ms
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 1
VER1.1
MDT2005
u On-chip RC oscillator based Watchdog Timer(WDT) can be operated freely u 12 I/O pins with their own independent direction control
3. Applications
The application areas of this MDT2005 range from appliance motor control and high speed automotive to low power remote transmitters/receivers, pointing devices, and telecommunications processors, such as Remote controller, small instruments, chargers, toy, automobile and PC peripheral ... etc.
4. Pin Assignment
PA2 PA3 RTCC /MCLR Vss PB0 PB1 PB2 PB3
1 2 3 4 5 6 7 8 9
18 17 16 15 14 13 12 11 10
PA1 PA0 OSC1 OSC2 Vdd PB7 PB6 PB5 PB4
5. Pin Function Description
Pin Name PA0~PA3 PB0~PB7 RTCC /MCLR OSC1 OSC2 Vdd Vss I/O I/O I/O I I I O Function Description Port A, TTL input level Port B, TTL input level Real Time Clock/Counter, Schmitt Trigger input levels Master Clear, Schmitt Trigger input levels Oscillator Input Oscillator Output Power supply Ground
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 2
VER1.1
MDT2005
6. Memory Map
(A) Register Map Address 00 01 02 03 04 05 06 07~1F Description Indirect Addressing Register RTCC PC STATUS MSR Port A Port B Internal RAM, General Purpose Register
(1) IAR ( Indirect Address Register) : R0 (2) RTCC (Real Time Counter/Counter Register) : R1 (3) PC (Program Counter) : R2
Write PC, CALL --- always 0 LJUMP, JUMP, LCALL --- from instruction word RTIW, RET --- from STACK
A9
A8
A7~A0
Write PC, JUMP, CALL --- always 0 (ROM 0.5K) LJUMP, LCALL --- from instruction word RTIW, RET --- from STACK
Write PC --- from ALU LJUMP, JUMP, LCALL, CALL --- from instruction word RTIW, RET --- from STACK
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 3
VER1.1
MDT2005
(4) STATUS (Status register) : R3 Bit 0 1 2 3 4 5-7 Symbol C HC Z PF TF XX Carry bit Half Carry bit Zero bit Power loss Flag bit Time overflow Flag bit General purpose bit Function
(5) MSR (Memory Select Register) : R4 (6) PORT A : R5 PA3~PA0, I/O Register (7) PORT B : R6 PB7~PB0, I/O Register (8) TMR (Time Mode Register) Bit Symbol Prescaler Value Function RTCC rate WDT rate 000 1:2 1:1 001 1:4 1:2 010 1:8 1:4 011 1 : 16 1:8 100 1 : 32 1 : 16 101 1 : 64 1 : 32 110 1 : 128 1 : 64 111 1 : 256 1 : 128 Prescaler assignment bit : 0 X RTCC 1 X Watchdog Timer RTCC signal Edge : 0 X Increment on low-to-high transition on RTCC pin 1 X Increment on high-to-low transition on RTCC pin RTCC signal set : 0 X Internal instruction cycle clock 1 X Transition on RTCC pin
2X0
PS2X0
3
PSC
4
TCE
5
TCS
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 4
VER1.1
MDT2005
(9) CPIO A, CPIO B (Control Port I/O Mode Register) The CPIO register is "write-only" x"0", I/O pin in output mode; x"1", I/O pin in input mode. (10) EPROM Option by writer programming : Oscillator Type RC Oscillator Oscillator Start-up Time 150 s,20ms,40ms,80ms 20 ms,40ms,80ms 20ms,40 ms,80ms 40 ms,80 ms
HFXT Oscillator XTAL Oscillator LFXT Oscillator
Watchdog Timer control Watchdog timer disable all the time Watchdog timer enable all the time
Power Edge Detect PED Disable
Security bit Security weak Disable Security Disable Security Enable
PED Enable
The default EPROM security is weak disable. Once the IC was set in enable or disable, it's forbidden to set in disable or enable again. (B) Program Memory Address 000-1FF 1FF Description Program memory for MDT2005 The starting address of the power on, external reset or WDT for MDT2005
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 5
VER1.1
MDT2005
7. Reset Condition for all Registers
Register IAR RTCC PC STATUS MSR PORT A PORT B Address 00h 01h 02h 03h 04h 05h 06h Power-On Reset xxxx xxxx 1111 1111 0001 1xxx 111x xxxx - - - - xxxx xxxx xxxx /MCLR or WDT Reset uuuu uuuu 1111 1111 000# #uuu 111u uuuu - - - - uuuu uuuu uuuu
Note : uxunchanged, xxunknown, - xunimplemented, read as "0" #xvalue depends on the condition of the following table Condition /MCLR reset (not during SLEEP) /MCLR reset during SLEEP WDT reset (not during SLEEP) WDT reset during SLEEP Status: bit 4 u 1 0 0 Status: bit 3 u 0 1 0
8. Instruction Set
Instruction Code 010000 00000000 010000 00000001 010000 00000010 010000 00000011 010000 00000100 010000 00000rrr 010001 1rrrrrrr 011000 trrrrrrr 111010 iiiiiiii 010111 trrrrrrr 011001 trrrrrrr Mnemonic Operands NOP CLRWT SLEEP TMODE RET CPIO R STWR R LDR R, t LDWI I SWAPR R, t INCR R, t Function No operation Clear Watchdog timer Sleep mode Load W to TMODE register Return Control I/O port register Store W to register Load register Load immediate to W Swap halves register Increment register Operating None 0/WT W/TMODE Stack/PC W/CPIO r W/R R/t I/W [R(0~3) R(4~7)]/t R + 1/t TF, PF None None None None Z None None Z 0/WT, stop OSC TF, PF Status
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 6
VER1.1
MDT2005
Instruction Code 011010 trrrrrrr 011011 trrrrrrr 011100 trrrrrrr 011101 trrrrrrr 011110 trrrrrrr 010010 trrrrrrr 110100 iiiiiiii 010011 trrrrrrr 110101 iiiiiiii 010100 trrrrrrr 110110 iiiiiiii 011111 trrrrrrr 010110 trrrrrrr 010101 trrrrrrr 010000 1xxxxxxx 010001 0rrrrrrr 0000bb brrrrrrr 0010bb brrrrrrr 0001bb brrrrrrr 0011bb brrrrrrr 1000nn nnnnnnnn 1010nn nnnnnnnn 110000 nnnnnnnn 110001 iiiiiiii 11001n nnnnnnnn Mnemonic Operands INCRSZ R, t ADDWR R, t SUBWR R, t DECR R, t ANDWR R, t ANDWI i IORWR R, t IORWI i XORWR R, t XORWI i COMR R, t RRR RLR CLRW CLRR BCR BSR R R, b R, b R, t R, t Function Increment register, skip if zero Add W and register Subtract W from register Decrement register AND W and register AND W and immediate Inclu. OR W and register Inclu. OR W and immediate Exclu. OR W and register Exclu. OR W and immediate Complement register Rotate right register Rotate left register Clear working register Clear register Bit clear Bit set Bit Test, skip if clear Bit Test, skip if set Long CALL subroutine Long JUMP to address Call subroutine Return, place immediate to W JUMP to address Operating R + 1/t W + R/t R W/t (R+/W+1/t) R 1/t R a W/t i a W/W R a W/t i a W/W R o W/t i o W/W /R/t R(n) /R(n-1), C /R(7), R(0)/C R(n)/r(n+1),C/ R(0), R(7)/C 0/W 0/R 0/R(b) 1/R(b) Skip if R(b)=0 Skip if R(b)=1 n/PC, PC+1/Stack n/PC n/PC, PC+1/Stack Stack/PC, i/W n/PC Status None C, HC, Z C, HC, Z Z None Z Z Z Z Z Z Z C C Z Z None None None None None None None None None
DECRSZ R, t Decrement register, skip if zero R 1/t
BTSC R, b BTSS R, b LCALL n LJUMP n CALL RTIW JUMP n i n
Note : W WT TMODE CPIO TF PF PC OSC : : : : : : : : Working register Watchdog timer TMODE mode register Control I/O port register Timer overflow flag Power loss flag Program Counter Oscillator P. 7 b t 0 1 R C HC Z : : : : : : : : Bit position Target Working register General register General register address Carry flag Half carry Zero flag VER1.1
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
MDT2005
Inclu. Exclu. AND : : : Inclusive `a' Exclusive `o' Logic AND ` a' / x i n : : : : Complement Don't care Immediate data ( 8 bits ) Immediate address
9. Electrical Characteristics
(A) Operating Voltage & Frequency Vdd
R
2.3V ~ 6.3 V
FrequencyR Hz ~ 20 MHz 0 (B) Input Voltage @ V ddx 5.0 V, Temperaturex25 J Port Vil Vih PA, PB RTCC, /MCLR PA, PB Min. Vss Vss 2.0 V Max. 1.0 V 1.5V Vdd
RTCC, /MCLR 3.5 V Vdd Threshold Voltage : Port A, Port B V thx 1.5V RTCC, /MCLR V il x 1.8 V, V ih x 3.4 V (Schmitt Trigger) (C) Output VoltageR @ V ddx 5.0 V, Temperaturex25 J, the typical value as followings : PA, PB Port Iohx 20.0 mA Iol x 20.0 mA Iohx 5.0 mA Iol x 5.0 mA Vohx 4.0 V Vol x 0.5 V Vohx 4.7 V Vol x 0.2 V
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 8
VER1.1
MDT2005
(D) Leakage Current @ V ddx 5.0 V, Temperaturex25 J, the typical value as followings : Iil Iih (E) Sleep Current @WDTDisable, Temperaturex25 J, the typical value as followings : Vddx 2.3 V Vddx 3.0 V Vddx 4.0 V Vddx 5.0 V Vddx 6.3V IddO 1.0 A IddO 1.0 A Idd=2.0 A Idd=6.0 A Idd=10.0 A 0.1A (Max.) I 0.1A (Max.)
@WDTEnable, Temperaturex25 J, the typical value as followings : Vddx 2.3 V Vddx 3.0 V Vddx 4.0 V Vddx 5.0 V Vddx 6.3 V (F) Operating Current Temperaturex25 J, the typical value as followings : (i) OSC TypexRC ; WDTEnable; @ V ddx 5.0 V Cext. (F) Rext. (Ohm) 4.7 K 10.0 K 3P 47.0 K 100.0 K 300.0 K 470.0 K P. 9 Frequency (Hz) 12.3M 6.3 M 1.5 M 710 K 240 K 155 K Current (A) 2.1 mA 1.2 mA 508 A 385 A 320 A 310 A VER1.1 IddO 1.0 A Iddx 3.0 A Iddx 8.0 A Iddx 16.0 A Iddx 34.0 A
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
MDT2005
Cext. (F) Rext. (Ohm) 4.7 K 10.0 K 20P 47.0 K 100.0 K 300.0 K 470.0 K 4.7 K 10.0 K 100P 47.0 K 100.0 K 300.0 K 470.0 K 4.7 K 10.0 K 300P 47.0 K 100.0 K 300.0 K 470.0 K Frequency (Hz) 6.2M 3.1 M 740 K 340 K 115 K 74 K 1.9 M 960 K 215 K 100 K 35 K 22 K 765 K 380 K 85 K 40 K 13.5 K 8.5 K Current (A) 1.2 mA 740 A 385 A 320 A 300 A 290 A 560 A 420 A 310 A 300 A 285 A 280 A 400 A 330 A 285 A 280 A 275 A 270 A
(ii) OSC TypexLF (C=20 p); WDTDisable Voltage/Frequency 2.3 V 3.0 V 4.0 V 5.0 V 6.3 V 32 K 45 A 78 A 135 A 210 A 350 A 455 K 70 A 115 A 120 A 275 A 420 A 1M X 176 A 265 A 375 A 570 A Sleep O1.0 A O1.0 A 2 A 6 A 10 A
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 10
VER1.1
MDT2005
(iii) OSC TypexXT (C=10 p); WDTEnable Voltage/Frequency 2.1 V 3.0 V 4.0 V 5.0 V 6.3 V 1M 126 A 240 A 420 A 705 A 935 A 4M 255 A 430 A 670 A 945 A 1.45 mA 10 M 535 A 845 A 1.3 mA 1.78 mA 2.55 mA Sleep O1.0 A 2 A 8 A 16 A 32 A
(iv) OSC TypexHF (C=10 p); WDTEnable Voltage/Frequency 2.1 V 3.0 V 4.0 V 5.0 V 6.3 V 4M 270A 470 A 740 A 1.1 mA 1.7 mA 10 M 555A 895A 1.42 mA 1.96 mA 2.82 mA 20 M 998A 1.64 mA 2.45 mA 3.3 mA 4.7 mA Sleep O1.0 A 2 A 8 A 16 A 32 A
(G) Power Edge-detector Reset Voltage (Not in Sleep Mode), @ V ddx 5.0 V VprO 1.1~1.3 V Vpr
R
Vdd (Power Supply)
(H) The basic WDT time-out cycle time @ Vdd=5.0v ,Temperaturex25 J, the typical value as followings : Voltage (V) 2.3 3.0 4.0 5.0 6.3 Basic WDT time-out cycle time (ms) 26.4 22.7 20.1 18.1 16.4
(I) MCLRB FilterG Vdd=5.0v @ Wm O1.2us Wm : Filter pulse width (low) in /MCLR pin.
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 11
VER1.1
MDT2005
10. Port A and Port B Equivalent Circuit
Working Register
D QB
Data I/P
I/O Control
CK
I/O Control Latch
Q
Port I/O Pin
D
Write
CK
Data O/P Latch
Q
Data Bus
QB D
Read
Data I/P Latch
CK
Input Resistor TTL Input Level
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 12
VER1.1
MDT2005
11. MCLRB and RTCC Input Equivalent Circuit
R U 1 K
MCLRB Schmitt Trigger
R U 1 K
RTCC Schmitt Trigger
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 13
VER1.1
MDT2005
12. Block Diagram
Stack Two Levels
EPROM 512N14 (MDT2005)
RAM 25N8 Port A
Port PA0~PA3 4 bits
9 or10 bits 9 or 10 bits 14 bits
Program Counters
Instruction Register
Special Register
OSC1 OSC2 MCLR Instruction Decoder
D0~D7
Port B Control Circuit
Port PB0 ~PB7 8 bits
Oscillator Circuit
Data 8-bit
Power on Reset Power Down Reset Working Register ALU Status Register
8-bit Timer/Counter
Prescale
WDT/OST Timer
RTCC
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 14
VER1.1
MDT2005
13. External Capacitor Selection For Crystal Oscillator
@ V ddx 3.0V~5.0 V Osc. Type Resonator Freq. 20 MHz HF 10 MHz 4 MHz 10 MHz XT 4 MHz 1 MHz 1 MHz LF 455 K 32 K C1 5 pF ~10 pF 10 pF ~50 pF 10 pF ~30 pF 10 pF ~30 pF 10 pF ~50 pF 10 pF ~30 pF 5 pF ~10 pF 10 pF ~50 pF 10 pF ~30 pF C2 10 pF~20 pF 20 pF ~100 pF 20 pF ~100 pF 10 pF ~50 pF 10 pF ~100 pF 10 pF ~50 pF 5 pF ~10 pF 10 pF ~50 pF 20 pF ~50 pF
MDT2005 OSC1 OSC2
C1
C2
To increase the stability of oscillator and the ability of anti-noise, the above values of the external capacitor range can be recommended for reference, but the higher capacitance also increases the start-up time. This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 15
VER1.1

▲Up To Search▲

Price & Availability of MDT2005

	To Download MDT2005 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .